



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/896,345	06/28/2001	Krishnamurthy Soumyanath	42390.P11206	8325	
7	7590 06/10/2003				
Seth Z. Kalson BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP Seventh Floor 12400 Wilshire Boulevard Los Angeles, CA 90025-1026			EXAMINER		
			NGUYEN, HAI L		
			ART UNIT	PAPER NUMBER	
Lus migulos, C	5/1 70025-1020		2816		
			DATE MAILED: 06/10/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.		Applicant(s)	<i>f</i>			
	Office Action Summary	09/896,345	<del></del>	SOUMYANATH ET AL.				
		Examiner		Art Unit				
	The MAILING DATE of this communication app	Hai L. Nguyen	r sheet with the c	2816				
Period fo		dears on the cove	r sneet with the c	orrespondence address				
THE I - Exter after - If the - If NO - Failui - Any r	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing dispatent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, how by within the statutory min will apply and will expire e, cause the application t	ever, may a reply be tim nimum of thirty (30) day: SIX (6) MONTHS from o become ABANDONE	nely filed s will be considered timely. the mailing date of this communicatio D (35 U.S.C. § 133).	ın.			
1)🖂	Responsive to communication(s) filed on 24 i	<u> March 2003</u> .						
2a)⊠	This action is <b>FINAL</b> . 2b) ☐ Th	nis action is non-f	inal.					
3)□ Dispositi	Since this application is in condition for allows closed in accordance with the practice under on of Claims				is			
4)🖂	Claim(s) $\underline{3.4.6.9.10.12.22}$ and $\underline{23}$ is/are pendi	ng in the applicat	ion.					
	4a) Of the above claim(s) is/are withdra	wn from consider	ation.					
5)	Claim(s) is/are allowed.							
6)⊠	Claim(s) 3,4,6,9,10,12,22 and 23 is/are rejected	ed.						
7)	Claim(s) is/are objected to.							
	Claim(s) are subject to restriction and/o	r election require	ment.					
	on Papers							
-	The specification is objected to by the Examine							
10)⊠ ⊺	Γhe drawing(s) filed on <u>24 September 2001</u> is/a							
44) T =	Applicant may not request that any objection to the		•	, ,				
11)[] ]	The proposed drawing correction filed on			ved by the Examiner.				
40\□ 7	If approved, corrected drawings are required in re	•	tion.					
	The oath or declaration is objected to by the Ex	aminer.						
	nder 35 U.S.C. §§ 119 and 120							
	Acknowledgment is made of a claim for foreign	n priority under 3	5 U.S.C. § 119(a	)-(d) or (f).				
	☐ All b)☐ Some * c)☐ None of:							
	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
	<ol> <li>Copies of the certified copies of the prior application from the International Bute the attached detailed Office action for a list</li> </ol>	reau (PCT Rule	17.2(a)).	· ·				
14)□ A	cknowledgment is made of a claim for domesti	c priority under 3	5 U.S.C. § 119(e	e) (to a provisional applicat	ion).			
_a)	☐ The translation of the foreign language procedures the company of the company of the foreign language procedures the company of t	visional applicati	on has been rec	eived.	•			
Attachment	(s)							
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	4)		(PTO-413) Paper No(s) atent Application (PTO-152)				
J.S. Patent and Tra PTO-326 (Rev		tion Summary		Part of Paper No. 12				

#### **DETAILED ACTION**

### Response to Amendment

1. Applicant's amendment filed on 03/24/03 has been received and entered in the case. The prior art rejection to the claims made in the previous Office Action mailed on 01/24/03 is now withdrawn in view of Applicant's amendments. However, Applicant's amendments necessitate new ground of rejection as set forth below.

# Claim Objections

2. Claims 22 and 23 are objected to because of the following informalities: in claim 22, "wherein the output voltage is indicative of a local time-average maximum of the input signal voltage"; and in claim 23, "wherein the output voltage is indicative of a local time-average minimum of the input signal voltage" should be deleted. Appropriate correction is required.

### Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 3, 4, 9, 10, 22, and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Kogan (US 5,321,656).

With regard to claims 3 and 4, Kogan discloses in Fig.8C a circuit, and a method of use thereof, comprising an input port (a) having an input signal voltage; an output port (b) having an

output voltage; and a field-effect-transistor (Q4) having a gate, a first terminal, and a second terminal; wherein the gate and the first terminal are each connected to the input port, and the second terminal is connected to the output port so that the output voltage is indicative of a local time-average maximum of the input signal voltage; and wherein the FET has a device width, wherein the FET has a leakage current in excess of 1 micro ampere per micron of device width (a typical FET has a leakage current in excess of 1 micro ampere per micron of device width; see Dai et al. US Patent No. 6,339,347); wherein the output voltage is indicative of a local time-average maximum of the input signal voltage.

With regard to claims 9 and 10, Kogan discloses in Fig.1C a circuit, and a method of use thereof, comprising an input port (a) having an input signal voltage; an output port (b) having an output voltage; and a field-effect-transistor (FET) having a gate, a first terminal, and a second terminal; wherein the first terminal is connected to the input port, and the gate and the second terminal are each connected to the output port; and wherein the FET (Q4) has a device width, wherein the FET has a leakage current in excess of 1 micro ampere per micron of device width; and wherein the output voltage is indicative of a local time-average minimum of the input signal voltage.

With regard to claim 22, the circuit further comprises an output circuit (C0, A0) connected to the output port to provide a capacitive load.

With regard to claim 23, the circuit further comprises an output circuit (C0, A0) connected to the output port to provide a capacitive load.

Art Unit: 2816

4.

## Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 6 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art, Figs.1-4 in the present application, in view of Kogan.

With regard to claims 6 and 12, the prior art in Figs.1-4 shows a circuit, and a method of use thereof, to provide direct current (DC) offset correction to an input signal voltage, the circuit comprising an input port (IN in instant Fig.4) having the input signal voltage; a field-effect-transistor (402) which can be replaced by a diode (202 in Fig.2); and a DC offset correction unit (406) responsive to the DC offset correction voltage to subtract the DC offset correction voltage from the input signal voltage. Figs.1-4 of the prior art meets all the claimed limitations, except for a field-effect-transistor (702 in instant Fig.7) connected as recited in the claims. Kogan teaches in Figs.8C-8D a circuit having field-effect-transistors (Q4) that is substituted for diode and is configured as recited in the claim. Therefore, it would have been obvious to one of ordinary skill in the art at the time of applicant's invention was made to utilize that teaching of Kogan with the prior art (Figs.1-4) for the advantage of being able to reduce the size of the circuit since a diode-connected-transistor can be fabricated in CMOS technology. Furthermore, the limitation "wherein the FET has a leakage current in excess of 1 micro ampere per micron of device width" is also met by the prior arts, note the above discussion with regard to claims 3 and

Application/Control Number: 09/896,345 Page 5

Art Unit: 2816

#### Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai L. Nguyen whose telephone number is 703-306-9178 and Right Fax number is 703-746-3951. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 703-308-4876. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Art Unit: 2816

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

May 22 2003

) / HMO THY P. CALLAHAN UPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800